Z. Khan and T. Arslan, “Pipelined Implementation of a Real Time Programmable Encoder for Low Density Parity Check Code on a ReconFigureurable Instruction Cell Architecture,” Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07, 16-20 April 2007, pp. 1-6.

has been cited by the following article:

• TITLE: Quasi-cyclic Random Projection Code and Hardware Implementation

  AUTHORS: Saifeng Shi, Min Wang, Xinlu Lu, Jun Wu

  KEYWORDS: Quasi-cyclic; Mapping Matrix; Random Projection Code; Hardware Implementation

  JOURNAL NAME: Communications and Network, Vol.5 No.3C, November 7, 2013

  ABSTRACT: Random Projection Code (RPC) is a mechanism that combines channel coding and modulation together and realizes rate adaptation in the receiving end. Random projection code’s mapping matrix has significant influences on decoding performance as well as hardware implementation complexity. To reduce hardware implementation complexity, we design a quasi-cyclic mapping matrix for RPC codes. Compared with other construction approaches, our design gets rid of data filter component, thus reducing chip area 7284.95 um2, and power consumption 331.46 uW in 0.13 um fabrication. Our simulation results show that our method does not cause any performance loss and even gets 0.2 dB to 0.5 dB gain at BER 10-4.