Article citationsMore>>

S. Halder, D. Bhattacharjee, et al., “A Fast FPGA Based Architecture for Sobel Edge Detection,” Progress in VLSI Design and Test, Lecture Notes in Computer Science, Vol. 7373, 2012, pp. 300-306.

has been cited by the following article:

Follow SCIRP
Twitter Facebook Linkedin Weibo
Contact us
WhatsApp +86 18163351462(WhatsApp)
Click here to send a message to me 1655362766
Paper Publishing WeChat
Free SCIRP Newsletters
Copyright © 2006-2023 Scientific Research Publishing Inc. All Rights Reserved.