M. Goto, S. Kawanaka, S. Inumiya, N. Kusunoki, M. Saitoh, K. Tatsumura, A. Kinoshita, S. Inaba and Y. Toyoshima, “The Study of Mobility-Tin, Trade-Off in Deeply Scaled High-k/Metal Gate Devices and Scaling Design Guideline for 22 nm-Node Generation,” 2009 Symposium on VLSI Technology, Kyoto, 16-18 June 2009, pp. 214-215.

has been cited by the following article:

• TITLE: Future Semiconductor Devices for Multi-Valued Logic Circuit Design

  AUTHORS: Supriya Karmakar, Faquir C. Jain

  KEYWORDS: MVL; Quantum Dots; FET; QDCFET; QDGFET; SWSFET

  JOURNAL NAME: Materials Sciences and Applications, Vol.3 No.11, November 29, 2012

  ABSTRACT: This paper introduces future devices for multi-valued logic implementation. Quantum dot gate field effect transistor (QDGFET) works based on the change in threshold voltage due to stored charge in the quantum dots in the gate region. Quantum dot channel field effect transistor (QDCFET) produces more number of states in their transfer characteristics because of charge flow through the mini-band structure formed by the overlapping energy bands of the neighboring quantum dots in the channel region of the FET. On the other hand spatial wave-function switched field effect transistor (SWSFET) produces more number of states in its transfer characteristic based on the switching of charge carriers from one channel to other channel of the device. In this paper we discuss QDGFET, QDCFET and SWSFET in detail to explore their application in future multi-valued logic circuits.