Scientific Research An Academic Publisher
OPEN ACCESS
Add your e-mail address to receive free newsletters from SCIRP.
Select Journal AA AAD AAR AASoci AAST ABB ABC ABCR ACES ACS ACT AD ADR AE AER AHS AID AiM AIT AJAC AJC AJCC AJCM AJIBM AJMB AJOR AJPS ALAMT ALC ALS AM AMI AMPC ANP APD APE APM ARS ARSci AS ASM BLR CC CE CellBio ChnStd CM CMB CN CRCM CS CSTA CUS CWEEE Detection EMAE ENG EPE ETSN FMAR FNS GEP GIS GM Graphene GSC Health IB ICA IIM IJAA IJAMSC IJCCE IJCM IJCNS IJG IJIDS IJIS IJMNTA IJMPCERO IJNM IJOC IJOHNS InfraMatics JACEN JAMP JASMI JBBS JBCPR JBiSE JBM JBNB JBPC JCC JCDSA JCPT JCT JDAIP JDM JEAS JECTC JEMAA JEP JFCMV JFRM JGIS JHEPGC JHRSS JIBTVA JILSA JIS JMF JMGBND JMMCE JMP JPEE JQIS JSBS JSEA JSEMAT JSIP JSS JSSM JST JTR JTST JTTs JWARP LCE MC ME MI MME MNSMS MPS MR MRC MRI MSA MSCE NJGC NM NR NS OALib OALibJ ODEM OJA OJAB OJAcct OJAnes OJAP OJApo OJAppS OJAPr OJAS OJBD OJBIPHY OJBM OJC OJCB OJCD OJCE OJCM OJD OJDer OJDM OJE OJEE OJEM OJEMD OJEpi OJER OJF OJFD OJG OJGas OJGen OJI OJIC OJIM OJINM OJL OJM OJMC OJMetal OJMH OJMI OJMIP OJML OJMM OJMN OJMP OJMS OJMSi OJN OJNeph OJO OJOG OJOGas OJOp OJOph OJOPM OJOTS OJPathology OJPC OJPChem OJPed OJPM OJPP OJPS OJPsych OJRA OJRad OJRD OJRM OJS OJSS OJSST OJST OJSTA OJTR OJTS OJU OJVM OPJ POS PP PST PSYCH SAR SCD SGRE SM SN SNL Soft SS TEL TI UOAJ VP WET WJA WJCD WJCMP WJCS WJET WJM WJNS WJNSE WJNST WJV WSN YM
More>>
Microblaze Processor Reference Guide (01/17/08).
has been cited by the following article:
TITLE: Efficient Hardware/Software Implementation of LPC Algorithm in Speech Coding Applications
AUTHORS: Mohamed Atri, Fatma Sayadi, Wajdi Elhamzi, Rached Tourki
KEYWORDS: Linear Predictive Coding; System on Programmable Chip; FPGA; Co-Design
JOURNAL NAME: Journal of Signal and Information Processing, Vol.3 No.1, February 29, 2012
ABSTRACT: The LPC “Linear Predictive Coding” algorithm is a widely used technique for voice coder. In this paper we present different implementations of the LPC algorithm used in the majority of voice decoding standard. The windowing/autocorrelation bloc is implemented by three different versions on an FPGA Spartan 3. Allowing the possibility to integrate a Microblaze processor core a first solution consists of a pure software implementation of the LPC using this core RISC processor. Second solution is a pure hardware architecture implemented using VHDL based methodology starting from description until integration. Finally, the autocorrelation core is then proposed to be implemented using hardware/software (HW/SW) architecture with the existing processor. Each architecture performances are compared for different data lengths.
Related Articles:
Embedded Processor’s Application to the Beam Quality Analyzer
Caixia Wang
DOI: 10.4236/ti.2012.34036 3,357 Downloads 4,944 Views Citations
Pub. Date: November 28, 2012
A guide to neuropsychological report writing
Patapia Tzotzoli
DOI: 10.4236/health.2012.410126 7,316 Downloads 10,492 Views Citations
Pub. Date: October 31, 2012
A Guide to Population Modelling for Simulation
Leif Gustafsson, Mikael Sternad
DOI: 10.4236/ojmsi.2016.42007 2,664 Downloads 4,260 Views Citations
Pub. Date: April 27, 2016
Energy Aware Processor Architecture for Effective Scheduling and Power Management in Cloud Using Inclusive Power-Cognizant Processor Controller
Suma Sira Jacob, C. Kezi Selva Vijila
DOI: 10.4236/cs.2016.78157 1,391 Downloads 1,907 Views Citations
Pub. Date: June 22, 2016
Exploiting Loop-Carried Stream Reuse for Scientific Computing Applications on the Stream Processor
Weixia XU, Qiang DOU, Ying ZHANG, Gen LI, Xuejun YANG
DOI: 10.4236/ijcns.2010.31003 5,658 Downloads 8,916 Views Citations
Pub. Date: January 20, 2010
