Article citationsMore>>

Rahman, H. and Arefin, M.T. (2019) Design and Analysis of an Experimental Data and Clock Multiplexing Technique for Generating Faster Single Wire Synchronous Data Bus. Proceedings of the 2nd International Conference on Innovation in Engineering and Technology, Dhaka, 23-24 December 2019, 1-5.
https://doi.org/10.1109/ICIET48527.2019.9290705

has been cited by the following article:

Follow SCIRP
Twitter Facebook Linkedin Weibo
Contact us
+1 323-425-8868
customer@scirp.org
WhatsApp +86 18163351462(WhatsApp)
Click here to send a message to me 1655362766
Paper Publishing WeChat
Free SCIRP Newsletters
Copyright © 2006-2024 Scientific Research Publishing Inc. All Rights Reserved.
Top