Yamashita, F., Matsuoka, T., Kihara, T., Takobe, I., Park, H.-J. and Taniguchi, K. (2009) Analytical Design of a 0.5V 5GHz CMOS LC-VCO. IEICE Electronics Express, 6, 1025-1031.

has been cited by the following article:

• TITLE: A Subthreshold Low-Voltage Low-Phase-Noise CMOS LC-VCO with Resistive Biasing

  AUTHORS: Jungnam Bae, Saichandrateja Radhapuram, Ikkyun Jo, Takao Kihara, Toshimasa Matsuoka

  KEYWORDS: VCO, Resistive Biasing, Current Source, CMOS Integrated Circuit, Phase Noise, MICS Band

  JOURNAL NAME: Circuits and Systems, Vol.6 No.5, May 22, 2015

  ABSTRACT: This paper presents a low-phase-noise LC voltage-controlled oscillator (LC-VCO) with top resistive biasing in subthreshold region. The subthreshold LC-VCO has low-power and low-phase-noise due to its high transconductance efficiency and low gate bias condition. The top resistive biasing has more benefit with the feature of phase noise than MOS current source since it can support the low-noise characteristics and large output swing. The LC-VCO designed in 130-nm CMOS process with 0.7-V supply voltage achieves phase noise of -116 dBc/Hz at 200 kHz offset with tuning range of 398 MHz to 408 MHz covering medical implant communication service (MICS) band.