Article citationsMore>>
Y. Tsugita, K. Ueno, T. Hirose, T. Asai and Y. Amemiya, “On-Chip PVT Compensation Techniques for Low-Voltage CMOS Digital LSIs,” IEEE International Symposium on Circuits and Systems, Taipei, Taiwan, 24-27 May 2009, pp. 1565-1568.
has been cited by the following article:
Related Articles:
-
Xianya He, Zhijin Guan, Fei Ding
-
Vaclav Simek, Richard Ruzicka, Adam Crha, Michal Reznicek
-
Kan Wu, Laner Wu, Zhenkun Huang, Yong Jiang, Yun Ma
-
Wenwen GU, Zhiyu WEN, Zhongquan WEN, Yi XU, Fengfei LIANG, Xiaoguo HU
-
Yasemin Gulecal, Mustafa Temel