System Verification of Hardware Optimization Based on Edge Detection


Nowadays, digital camera based remote controllers are widely used in people’s daily lives. It is known that the edge detection process plays an essential role in remote controlled applications. In this paper, a system verification platform of hardware optimization based on the edge detection is proposed. The Field-Programmable Gate Array (FPGA) validation is an important step in the Integrated Circuit (IC) design workflow. The Sobel edge detection algorithm is chosen and optimized through the FPGA verification platform. Hardware optimization techniques are used to create a high performance, low cost design. The Sobel edge detection operator is designed and mounted through the system Advanced High-performance Bus (AHB). Different FPGA boards are used for evaluation purposes. It is proved that with the proposed hardware optimization method, the hardware design of the Sobel edge detection operator can save 6% of on-chip resources for the Sobel core calculation and 42% for the whole frame calculation.

Share and Cite:

Niu, X. and Fan, J. (2013) System Verification of Hardware Optimization Based on Edge Detection. Circuits and Systems, 4, 293-298. doi: 10.4236/cs.2013.43040.

Conflicts of Interest

The authors declare no conflicts of interest.


[1] R. C. Gonzalez and R. E. Woods, “Digital Image Processing,” 2nd Edition, Prentice Hall, Upper Saddle River, 2001.
[2] S. Halder, D. Bhattacharjee, et al., “A Fast FPGA Based Architecture for Sobel Edge Detection,” Progress in VLSI Design and Test, Lecture Notes in Computer Science, Vol. 7373, 2012, pp. 300-306.
[3] T. A. Abbasi and M. U. Abbasi, “A Novel FPGA-Based Architecture for Sobel Edge Detection Operator,” International Journal of Electronics, Vol. 94, No. 9, 2007, pp. 889-896. doi:10.1080/00207210701685253
[4] C. Pradabpet, N. Ravinu, et al., “An Efficient Filter Structure for Multiplierless Sobel Edge Detection,” Innovative Technologies in Intelligent Systems and Industrial Applications, 25-26 July 2009, pp. 40-44.
[5] Z. E. M. Osman, F. A. Hussin, et al., “Hardware Implementation of an Optimized Processor Architecture for Sobel Image Edge Detection Operator,” 2010 International Conference on Intelligent and Advanced Systems, 15-17 June 2010, pp. 1-4.
[6] V. Sanduja and R. Patial, “Sobel Edge Detection Using Parallel Architecture Based on FPGA,” International Journal of Applied Information Systems, Vol. 4, No. 4, 2012, pp. 20-24.
[7] AMBA Specifications.
[8] Xilinx Incorporated.
[9] MentorGraphics Modelsim.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.