Challenges in Qualitative Accelerated Testing of WSN Hardware

DOI: 10.4236/eng.2011.312153   PDF   HTML     4,458 Downloads   7,151 Views   Citations


Internet of Things (IOT) is a conceptual vision to connect things in order to create a ubiquitous computing world. In order to create such an ever-present network, a simple, reliable, and cost-effective technology is crucial. Wireless sensor network (WSN) is an important wireless technology that has wide variety of applications and provides unlimited future potentials for IOT. Since WSNs in IOT will be used in varying and challenging applications and environments, reliability and reliability testing of WSN hardware becomes extremely important. In accelerated reliability testing, test stresses are increased to cut down the time required to obtain a weakening effect similar to one resulting from normal service conditions in the field. This paper introduces three common difficulties that engineers may experience in qualitative accelerated testing of WSN devices: 1. Challenges in use of standard accelerated tests, 2. Challenges in component-level testing, and 3. Challenges in testing of prototypes. The paper will also introduce examples from real life reliability research and accelerated tests to clarify the presented challenges.

Share and Cite:

J. Virkki, L. Chen, Y. Zhu and Y. Meng, "Challenges in Qualitative Accelerated Testing of WSN Hardware," Engineering, Vol. 3 No. 12, 2011, pp. 1234-1239. doi: 10.4236/eng.2011.312153.

Conflicts of Interest

The authors declare no conflicts of interest.


[1] Commission of the European Communities, “Internet of Things—An Action Plan for Europe,” 2009.
[2] R. van Kranenburg, “Internet of Things Europe,” Con- ference Report, 2010.
[3] W. Dargie and C. Poellabauer, “Fundamentals of Wire- less Sensor Networks: Theory and Practice,” John Wiley & Sons, New York, 2010. doi:10.1002/9780470666388
[4] M. Hempstead, M. J. Lyons, D. Brooks and G.-Y. Wei, “Survey of Hardware Systems for Wireless Sensor Net- works,” Journal of Low Power Electronics, Vol. 4, No. 1, 2008, pp. 1-10. doi:10.1166/jolpe.2008.156
[5] Weibull Reliability Engineering Resource Website.
[6] W. Q. Meeker and L. A. Escobar, “Pitfalls of Accelerated Testing,” IEEE Transactions on Reliability, Vol. 47, No. 2, 1998, pp. 114-118. doi:10.1109/24.722271
[7] W. Q. Meeker and L. A. Escobar, “Statistical Methods for Reliability Data,” John Wiley and Sons, New York, 1998.
[8] W. G. Ireson, C. F. Coombs and R. Y. Moss, “Handbook of Reliability Engineering and Management”, McGraw- Hill, New York, 1996.
[9] W. Nelson, “Accelerated Testing—Statistical Models, Test Plans, and Data Analyses,” John Wiley & Sons., New York, 1990.
[10] M. J. LuValle, “Identifying Mechanisms That Highly Accelerated Tests Miss,” IEEE Transactions on Reliabil- ity, Vol. 56, No. 2, 2007, pp. 349-359. doi:10.1109/TR.2007.896682
[11] E. Suhir, “Accelerated Life Testing (ALT) in Microelectronics and Photonics: Its Role, Attributes, Challenges, Pitfalls, and Interaction with Qualification Tests,” Journal of Electronic Packaging, Vol. 124, No. 3, 2002, pp. 281-291. doi:10.1115/1.1486470
[12] J. Virkki, P. Raumonen and L. Syd?nheimo, “Modifica- tions of the 85/85 Test and the Temperature Cycling Test for Tantalum Capacitors,” Soldering & Surface Mount Technology, Vol. 23, No. 3, 2011, pp. 168-176. doi:10.1108/09540911111146926
[13] J. Barret, “Challenges for Hardware Reliability in Net- worked Embedded Systems,” In: K. Delaney, Ed., Ambient Intelligence with Microsystems—Augmented Materials and Smart Objects, Springer, New York, 2008.
[14] L. L. Mercado and B. Chavez, “Impact of JEDEC Test Conditions on New-Generation Package Reliability,” IEEE Transactions on Components and Packaging Tech- nologies, Vol. 25, No. 2, 2002, pp. 204-210. doi:10.1109/TCAPT.2002.1010007
[15] M. Huo, et al., “A Case Study of Problems in JEDEC HBM ESD Test Standard,” IEEE Transactions on Device and Materials Reliability, Vol. 9, No 3, 2009, pp. 361- 366. doi:10.1109/TDMR.2009.2027124
[16] S. Jayatilleka and O. G. Okogbaa, “Accelerated Life Testing for Speedier Product Development: Problems and Strategies,” Proceeding of the Reliability and Maintainability Symposium, Newport Beach, 23-26 January 2006, pp. 318-324.
[17] JEDEC Standard, “Steady State Temperature Humidity Bias Life Test,” JESD22-A101B, JEDEC Solid State Tech- nology Association, Arlington, 2009.
[18] J. Virkki, T. Sepp?l?, L. Frisk and P. Heino, “Accelerated Testing for Failures of Tantalum Capacitors,” Microelec- tronics Reliability, Vol. 50, No. 2, 2010, pp. 217-219. doi:10.1016/j.microrel.2009.11.006
[19] J. Virkki and P. Raumonen, “Accelerated Tests for the Effects of Power Cycling on Tantalum Capacitors in a Humid Environment,” Journal of Microelectronics and Electronic Packaging, Vol. 7, No. 2, 2010, pp. 111-116.

comments powered by Disqus

Copyright © 2020 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.