Share This Article:

Implementation of High Performance Electronic Circuits for Zero Suppression and Encoding of Digital Signals

Abstract Full-Text HTML XML Download Download as PDF (Size:453KB) PP. 238-243
DOI: 10.4236/jsip.2015.63022    3,856 Downloads   4,253 Views  

ABSTRACT

This paper presents a design of a data processing circuit for receiving digital signals from front end-electronic board chips of a specific nuclear detector, encoding and triggering them via specific optical links operating at a specific frequency. Such processed signals are then fed to a data acquisition system (DAQ) for analysis. Very high-speed integrated circuit hardware description language (VHDL) algorithms and codes were created to implement this design using field programmable gate array (FPGA) devices. The obtained data were simulated using international standard simulators.

Conflicts of Interest

The authors declare no conflicts of interest.

Cite this paper

Yahia, A. , Radi, A. and Youssef, S. (2015) Implementation of High Performance Electronic Circuits for Zero Suppression and Encoding of Digital Signals. Journal of Signal and Information Processing, 6, 238-243. doi: 10.4236/jsip.2015.63022.

References

[1] Nie, C.L. (2012) An FPGA-Based Smart Database Storage Engine. EidgenÖssische Technische Hochschule Zürich, Department of Computer Science, Systems Group.
[2] Hauck, S. and Dehon, A. (2008) Reconfigurable Computing. Morgan Kaufmann, United State.
[3] Xu, J. (2009) A FPGA Hardware Solution for Accelerating Tomographic Reconstruction. MSc Thesis, University of USA, New York, 17-18.
[4] Vetterli, M., Kovacevic, J. and Goyal, V.K. (2014) Foundations of Signal Processing. Cambridge University Press, Cambridge.
[5] Cheung, O. and Leong, P. (2002) Implementation of an FPGA Based Accelerator for Virtual Private Networks. IEEE International Conference on Field Programmable Technology (FPT), Hong Kong, 16-18 December 2002, 34-43.http://dx.doi.org/10.1109/fpt.2002.1188662
[6] Gause, J., Cheung, P. and Luk, W. (2000) Static and Dynamic Reconfigurable Designs for a 2D Shape-Adaptive DCT. In: Hartenstein, R. and Grüunbacher, H., Eds., Field-Programmable Logic and Applications, FPL, Springer-Verlag, New York, 96-105. http://dx.doi.org/10.1007/3-540-44614-1_11
[7] Villasenor, J., Jones, C. and Schoner, B. (1995) Video Communications Using Rapidly Reconfigurable Hardware. IEEE Transactions on Circuits and Systems for Video Technology, 5, 565-567.
[8] Hämäläinen, A., Tommiska, M. and Skyttä, J. (2002) 6.78 Gigabits per Second Implementation of the IDEA Cryptographic Algorithm. In: Glesner M., Zipf, P. and Renovell, M., Eds., Field Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream, LNCS 2438, Springer-Verlag, New York, 760-769.http://dx.doi.org/10.1007/3-540-46117-5_78
[9] Bade, S. and Hutchings, B. (1997) FPGA Based Stochastic Neural Network Implementation. Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, Napa Valley, 10-13 April 1994, 189-198. http://dx.doi.org/10.1109/FPGA.1994.315612
[10] Lysaght, P., Stockwood, J., Law, J. and Girma, D. (1994) Artificial Neural Network Implementation on a fine-Grained Fpga. Field-Programmable Logic, 849, 421-431.
[11] Gadea, R., Cerd, J., Ballester, F. and Mochol, A. (2000) Artificial Neural Network Implementation on a Single Fpga of a Pipelined On-Line Back Propagation. Proceedings of the 13th Conference on International Symposium on System Synthesis, Madrid, 20-22 September 2000, 225-230.
http://dx.doi.org/10.1109/ISSS.2000.874054
[12] Graham, P. and Nelson, B. (1996) Genetic Algorithms in Software and in Hardware—A Performance Analysis of Workstation and Custom Computing Machine Implementations. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley ,17-19 April 1996, 216-225.
http://dx.doi.org/10.1109/fpga.1996.564847
[13] Bland, I.M. and Megson, G.M. (1998) The Systolic Array Genetic Algorithm, an Example of Systolic Arrays as a Reconfigurable Design Methodology. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, 15-17 April 1998, 260-261.
http://dx.doi.org/10.1109/fpga.1998.707907
[14] Aporntewan, C. and Chongstitvatana, P. (2001) Hardware Implementation of the Compact Genetic Algorithm. Proceedings of the 2001 IEEE Congress on Evolutionary Computation, Seoul, 27-30 May 2001, 624-629.http://dx.doi.org/10.1109/cec.2001.934449
[15] Xilinx (2009) Spartan-6 FPGA Configuration User Guide Xilinx, 2.7.
[16] Kau, G. (2011) VHDL: Basics to Programming, 150.
[17] Xilinx (2009) ISE Simulator (ISim) In Depth Tutorial, Xilinx, UG682 (v1.0).

  
comments powered by Disqus

Copyright © 2019 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.