System-on-Chip Design Using High-Level Synthesis Tools


This paper addresses the challenges of System-on-Chip designs using High-Level Synthesis (HLS). HLS tools convert algorithms designed in C into hardware modules. This approach is a practical choice for developing complex applications. Nevertheless, certain hardware considerations are required when writing C applications for HLS tools. Hence, in order to demonstrate the fundamental hardware design concepts, a case studyis presented. Fast Fourier Transform (FFT) implementation in ANSI C is examined in order to explore the important design issues such as concurrency, data recurrences and memory accesses that need to be resolved before generating the hardware using HLS tools. There are additional language constraints that need to be addressed including use of pointers, recursion and floating point types.

Share and Cite:

E. Oruklu, R. Hanley, S. Aslan, C. Desmouliers, F. Vallina and J. Saniie, "System-on-Chip Design Using High-Level Synthesis Tools," Circuits and Systems, Vol. 3 No. 1, 2012, pp. 1-9. doi: 10.4236/cs.2012.31001.

Conflicts of Interest

The authors declare no conflicts of interest.


[1] S. Dongwan, A. Gerstlauer, R. Domer and D. D. Gajski, “An Interactive Design Environment for C-Based High-Level Synthesis of RTL Processors,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 16, No. 4, 2008, pp. 446-475.
[2] S. Ramachandran, “Digital VLSI System Design,” Springer, New York, Chapter 11, 2007.
[3] M. Glasser, “Open Verification Methodology Cookbook,” Springer, New York, Chapters 1-3, 2009. doi:10.1007/978-1-4419-0968-8
[4] E. Casseau and B. Le Gal, “High-Level Synthesis for the Design of FPGA-Based Signal Processing Systems,” International Symposium on Systems, Architectures, Modeling, and Simulation, SAMOS’09, 20-23 July 2009, pp. 25-32.
[5] B. Bailey, G. Martin and A. Piziali, “ESL Design and Verification,” Morgan Kaufmann, San Francisco, Chapters 1-6, 2007.
[6] V. Sklyarov and I. Skliarova, “Teaching Reconfigurable Systems: Methods,Tools, Tutorials, and Projects,” IEEE Transactions on Education, Vol. 48, No. 2, 2005, pp. 290-300. doi:10.1109/TE.2004.842909
[7] L. E. M. Brackenbury, L. A. Plana and J. Pepper, “System-on-Chip Design and Implementation,” IEEE Transactions on Education, Vol. 53, No. 2, 2010, pp. 272-281. doi:10.1109/TE.2009.2014858
[8] J. G. Proakis and D. G. Manolakis, “Digital Processing 4th Edition,” 4th Edition, Prentice Hall, New Jersey, 2006.
[9] Xilinx Inc., “XUPV5 Development Board,”
[10] Synfora Inc, Website.
[11] Synopsys, “Symphony C Compiler,”
[12] AutoESL, Website.
[13] Mentor, Website.
[14] P. Avss, S. Prasant and R. Jain, “Virtual Prototyping Increases Productivity—A Case Study,” IEEE International Symposium on VLSI Design, Automation and Test, Hsinchu, 28-30 April 2009, pp. 96-101. doi:10.1109/VDAT.2009.5158104
[15] Berkeley Design Technology, “An independent Evaluation of High-Level Synthesis Tools for Xilinx FPGAs,”
[16] K. L. Man, “An overview of SystemCFL,” Research in Microelectronics and Electronics, 2005 PhD, Vol. 1, 2005, pp. 145-148.
[17] P. Schumacher, M. Mattavelli, A. Chirila-Rus and R. Turney, “A Software/Hardware Platform for Rapid Prototyping of Video and Multimedia Designs,” Proceedings of Fifth International Workshop on System-on-Chip for Real- Time Applications, 20-24 July 2005, pp. 30-33. doi:10.1109/IWSOC.2005.27
[18] W. Chen (Ed.), “The VLSI Handbook,” 2nd Edition, CRC Press LCC, Boca Raton, Chapter 86, 2007.
[19] S. Van Haastregt and B. Kienhuis, “Automated Synthesis of Streaming C Applications to Process Networks in Hardware,” Proceedings of the Conference on Design Automation & Test in Europe, April 2009, pp. 890-893.
[20] P. Coussy and A. Morawiec, “High-Level Synthesis: From Algorithm to Digital Circuits,” Springer Science + Business Media, Berlin, Chapters 1, 4, 2008.
[21] N. Hatami, A. Ghofrani, P. Prinetto and Z. Navabi, “TLM 2.0 Simple Sockets Synthesis to RTL,” International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Vol. 1, 2000, pp. 232-235.
[22] D. L. Jones, “FFT Reference C Code,” University of Illinois at Urbana-Champaign, 1992.
[23] Xilinx Inc., “CoreGen,”

Copyright © 2023 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.