has been cited by the following article(s):
|
[1]
|
Implementation of New Architecture for low leakage-low power-low area and robust SRAM celldesign for computer and communication applications
|
|
VLSI Design
NULL |
|
|
|
|
[2]
|
A Novel Approach for Dynamic Power Reduction in SRAM Cache Memory Bit-Cell at Deep Sub-Micron CMOS Technology
|
|
… on Communication & …,
2023 |
|
|
|
|
[3]
|
Leakage Current Stability Analysis for Subthreshold SRAM
|
|
Electronics,
2022 |
|
|
|
|
[4]
|
Scalable Multi-bit Precision Compute-in-Memory on Embedded-DRAM
|
|
2021 |
|
|
|
|
[5]
|
Physical Proximity Verification based on Physical Unclonable Functions
|
|
Thesis,
2018 |
|
|
|
|
[6]
|
Design of a Low Power 8T SRAM Cell with Improved Stability
|
|
2018 |
|
|
|
|
[7]
|
Testing of Embedded SRAMs Using Parasitic Extraction Method
|
|
9th International Conference on Robotic, Vision, Signal Processing and Power Applications,
2017 |
|
|
|
|
[8]
|
An analysis of novel 12T SRAM cell with ımproved read stability
|
|
Int. J. Innov. Res. Eng. Appl. Sci,
2017 |
|
|
|
|
[9]
|
AN ANALYSIS OF NOVEL 12T SRAM CELL WITH IMPROVED READ STABILITY
|
|
International Journal of Innovative Research in Engineering and Applied Sciences,
2017 |
|
|
|
|
[10]
|
Low Leakage Asynchronous PP based Single Ended 8T SRAM bit-cell at 45nm CMOS Technology
|
|
2016 |
|
|
|
|
[11]
|
Analysis of Conventional CMOS and FinFET based 6-T XOR-XNOR Circuit at 45nm Technology
|
|
International journal of computer applications,
2013 |
|
|
|
|
[12]
|
Low-Power SRAM Cell at Deep Sub-Micron CMOS Technology for Multimedia Applications.
|
|
S Birla, NK Shukla, K Sharma, RK Singh, M Pattanaik,
2012 |
|
|
|
|
[13]
|
A New Assist Technique to Enhance the Read and Write Margins of Low Voltage SRAM Cell
|
|
Electronic System Design (ISED), 2012 International Symposium on. IEEE,
2012 |
|
|
|
|
[14]
|
Characterization of 9T SRAM Cell at Various Process Corners at Deep Sub-micron Technology for Multimedia Applications
|
|
ACSIT International Journal of Engineering and Technology? ,
2011 |
|
|
|
|
[1]
|
Read & Write Stability of CNTFET 6T SRAM Cell: A Comprehensive Analysis
Journal of Electronic Testing,
2025
DOI:10.1007/s10836-025-06160-y
|
|
|
|
|
[2]
|
The Static Noise Margin (SNM) of Quaternary SRAM using Quantum SWS-FET
International Journal of High Speed Electronics and Systems,
2024
DOI:10.1142/S012915642440069X
|
|
|
|
|
[3]
|
Advances in Energy and Control Systems
Lecture Notes in Electrical Engineering,
2024
DOI:10.1007/978-981-97-0154-4_7
|
|
|
|
|
[4]
|
A Novel Approach for Dynamic Power Reduction in SRAM Cache Memory Bit-Cell at Deep Sub-Micron CMOS Technology
2023 World Conference on Communication & Computing (WCONF),
2023
DOI:10.1109/WCONF58270.2023.10235031
|
|
|
|
|
[5]
|
Leakage Current Stability Analysis for Subthreshold SRAM
Electronics,
2022
DOI:10.3390/electronics11081196
|
|
|
|
|
[6]
|
Leakage Current Stability Analysis for Subthreshold SRAM
Electronics,
2022
DOI:10.3390/electronics11081196
|
|
|
|
|
[7]
|
9th International Conference on Robotic, Vision, Signal Processing and Power Applications
Lecture Notes in Electrical Engineering,
2017
DOI:10.1007/978-981-10-1721-6_6
|
|
|
|
|
[8]
|
A New Assist Technique to Enhance the Read and Write Margins of Low Voltage SRAM Cell
2012 International Symposium on Electronic System Design (ISED),
2012
DOI:10.1109/ISED.2012.55
|
|
|
|