[1]
|
Characterization and modeling of threshold voltage for organic and amorphous thin-film transistors
Microelectronics Reliability,
2023
DOI:10.1016/j.microrel.2023.115054
|
|
|
[2]
|
Characterization and modeling of threshold voltage for organic and amorphous thin-film transistors
Microelectronics Reliability,
2023
DOI:10.1016/j.microrel.2023.115054
|
|
|
[3]
|
Design Guidelines for Low Power Embedded Systems using Low Power Electronics
WSEAS TRANSACTIONS ON ELECTRONICS,
2023
DOI:10.37394/232017.2023.14.8
|
|
|
[4]
|
Simulation and Analysis of Fully Adiabatic Circuit Designing with Single Power Clock for High-Frequency Low Power VLSI Circuits
DESIGN, CONSTRUCTION, MAINTENANCE,
2022
DOI:10.37394/232022.2022.2.20
|
|
|
[5]
|
Low-Frequency Noise Characteristics of Inkjet-Printed Electrolyte-Gated Thin-Film Transistors
IEEE Electron Device Letters,
2021
DOI:10.1109/LED.2021.3072000
|
|
|
[6]
|
Design and analysis of two stage CMOS operational amplifier using 0.13 µm technology
THE 2ND INTERNATIONAL CONFERENCE ON APPLIED PHOTONICS AND ELECTRONICS 2019 (InCAPE 2019),
2020
DOI:10.1063/1.5142132
|
|
|
[7]
|
Design and analysis of folded cascode operational amplifier using 0.13 µm CMOS technology
THE 2ND INTERNATIONAL CONFERENCE ON APPLIED PHOTONICS AND ELECTRONICS 2019 (InCAPE 2019),
2020
DOI:10.1063/1.5142133
|
|
|
[8]
|
Modeling of Surface Potential and Fringe Capacitance of Selective Buried Oxide Junctionless Transistor
Silicon,
2020
DOI:10.1007/s12633-020-00436-y
|
|
|
[9]
|
Needle-type organic electrochemical transistor for spatially resolved detection of dopamine
Microchimica Acta,
2020
DOI:10.1007/s00604-020-04352-1
|
|
|
[10]
|
Statistical Analysis of the Electrothermal Imbalances of Mismatched Parallel SiC Power MOSFETs
IEEE Journal of Emerging and Selected Topics in Power Electronics,
2019
DOI:10.1109/JESTPE.2019.2924735
|
|
|
[11]
|
Ultra-Thin High-K Dielectric Profile Based NBTI Compact Model for Nanoscale Bulk MOSFET
Silicon,
2018
DOI:10.1007/s12633-018-9984-z
|
|
|
[12]
|
Two stage CMOS operational amplifier in 0.13 μm technology using pseudo cascode compensation
2018
DOI:10.1063/1.5080896
|
|
|
[13]
|
Modeling and analysis of sub-surface leakage current in nano-MOSFET under cutoff regime
Superlattices and Microstructures,
2017
DOI:10.1016/j.spmi.2016.12.044
|
|
|
[14]
|
Modeling, Simulation, and Analysis of Novel Threshold Voltage Definition for Nano-MOSFET
Journal of Nanotechnology,
2017
DOI:10.1155/2017/4678571
|
|
|
[15]
|
A novel SCE independent threshold voltage hybrid extrapolation extraction method for nano MOSFETs
2017 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS),
2017
DOI:10.1109/ICECDS.2017.8389660
|
|
|