Circuits and Systems

Circuits and Systems

ISSN Print: 2153-1285
ISSN Online: 2153-1293
www.scirp.org/journal/cs
E-mail: cs@scirp.org
"Comparative Methodical Assessment of Established MOSFET Threshold Voltage Extraction Methods at 10-nm Technology Node"
written by Yashu Swami, Sanjeev Rai,
published by Circuits and Systems, Vol.7 No.13, 2016
has been cited by the following article(s):
  • Google Scholar
  • CrossRef
[1] Characterization and modeling of threshold voltage for organic and amorphous thin-film transistors
Microelectronics Reliability, 2023
[2] Design Guidelines for Low Power Embedded Systems using Low Power Electronics
WSEAS Transactions on Electronics, 2023
[3] Proposing an ITC vandalized Threshold Voltage Divergence Model for short channel Omega Gate MOSFET using a partial 3-D Environment
2022
[4] Modeling, estimation and reduction of total leakage in scaled CMOS logic circuits
2021
[5] Optimum module design II: impact of parameter design spread
SiC Power Module Design …, 2021
[6] Low-Frequency Noise Characteristics of Inkjet-Printed Electrolyte-Gated Thin-Film Transistors
2021
[7] Synthesis and Characterization of Cobalt Zinc Ferrite Nanoparticles
2020
[8] Design and analysis of two stage CMOS operational amplifier using 0.13 µm technology
2020
[9] Design and analysis of folded cascode operational amplifier using 0.13 µm CMOS technology
2020
[10] Modeling of surface potential and fringe capacitance of selective buried oxide junctionless transistor
2020
[11] Needle-type organic electrochemical transistor for spatially resolved detection of dopamine
2020
[12] Comprehending and Analyzing the Quasi-Ballistic Transport in Ultra Slim Nano-MOSFET Through Conventional Scattering Model
2019
[13] Statistical Analysis of the Electrothermal Imbalances of Mismatched Parallel SiC Power MOSFETs
2019
[14] Experimental Validation of the Static and Dynamic Characteristics of a Power MOSFET
Journal of Basic and Environmental Sciences, 2019
[15] Modeling and Characterization of Inconsistent Behavior of Gate Leakage Current with Threshold Voltage for Nano MOSFETs
2018
[16] Two stage CMOS operational amplifier in 0.13 μm technology using pseudo cascode compensation
2018
[17] Ultra-Thin High-K Dielectric Profile Based NBTI Compact Model for Nanoscale Bulk MOSFET
Silicon, 2018
[18] A novel SCE independent threshold voltage hybrid extrapolation extraction method for nano MOSFETs
2017
[19] Modeling and analysis of sub-surface leakage current in nano-MOSFET under cutoff regime
Superlattices and Microstructures, 2017
[20] Proposing an enhanced approach of threshold voltage extraction for nano MOSFET
2017
[21] Modeling, Simulation, and Analysis of Novel Threshold Voltage Definition for Nano-MOSFET
Journal of Nanotechnology, 2017
[22] Modeling, Simulation, and Analysis of Novel Threshold Voltage Definition for Nano‐MOSFET
Journal of Nanotechnology, 2017
Free SCIRP Newsletters
Copyright © 2006-2025 Scientific Research Publishing Inc. All Rights Reserved.
Top