has been cited by the following article(s):
|
[1]
|
Design of area-speed efficient Anurupyena Vedic multiplier for deep learning applications
|
|
Analog Integrated Circuits and Signal …,
2024 |
|
|
|
|
[2]
|
Performance Analysis of 4 bit Vedic Multiplier for Low Power Computing.
|
|
Journal of Active & …,
2022 |
|
|
|
|
[3]
|
Comparative analysis of Yavadunam Tavadunikrtya Varganca Yojayet Vedic multiplier for embedded DNN
|
|
Sādhanā,
2022 |
|
|
|
|
[4]
|
Booth-Encoded Karatsuba: A Novel Hardware-Efficient Multiplier
|
|
Advances in Electrical and Electronic …,
2021 |
|
|
|
|
[5]
|
An Efficient, Buzzword Explanation of Vedic Mathematics Sutras
|
|
2021 |
|
|
|
|
[6]
|
Review of Vedic Multiplier Using Various Full Adders
|
|
2021 |
|
|
|
|
[7]
|
Speed, power and area efficient 2D FIR digital filter using vedic multiplier with predictor and reusable logic
|
|
2021 |
|
|
|
|
[8]
|
Design and investigation of low-complexity Anurupyena Vedic multiplier for machine learning applications
|
|
2020 |
|
|
|
|
[9]
|
Squaring using Vedic mathematics and its architectures: a survey
|
|
International Journal of Intellectual Advancements and Research in Engineering Computations,
2018 |
|
|
|
|
[10]
|
Design of a High-Speed, Low-Power, Area-Efficient 8-bit Vedic Multiplier Using Urdhva-Tiryagbhyam Theorem & Modified GDI Cells
|
|
2017 |
|
|
|
|
[11]
|
Design of high speed, Low power, area efficient 8-Bit Vedic multiplier using Urdhva Tiryagbhyam theorem and modified GDI Cells
|
|
2017 |
|
|
|
|
[1]
|
Design of area-speed efficient Anurupyena Vedic multiplier for deep learning applications
Analog Integrated Circuits and Signal Processing,
2024
DOI:10.1007/s10470-024-02255-2
|
|
|
|
|
[2]
|
Comparative analysis of Yavadunam Tavadunikrtya Varganca Yojayet Vedic multiplier for embedded DNN
Sādhanā,
2022
DOI:10.1007/s12046-022-01843-0
|
|
|
|
|
[3]
|
Review of Vedic Multiplier Using Various Full Adders
2021 5th International Conference on Computing Methodologies and Communication (ICCMC),
2021
DOI:10.1109/ICCMC51019.2021.9418339
|
|
|
|
|
[4]
|
Speed, power and area efficient 2D FIR digital filter using vedic multiplier with predictor and reusable logic
Analog Integrated Circuits and Signal Processing,
2021
DOI:10.1007/s10470-021-01853-8
|
|
|
|
|
[5]
|
Design and investigation of low-complexity Anurupyena Vedic multiplier for machine learning applications
Sādhanā,
2020
DOI:10.1007/s12046-020-01500-4
|
|
|
|