"Harmonic Minimization in Seven Level Cascaded Multilevel Inverter Using Selective Harmonic Elimination PWM Techniques"
written by V. R. Velmurugan, Jeyabharath Rajaiah, Veena Parasunath,
published by Circuits and Systems, Vol.7 No.14, 2016
has been cited by the following article(s):