"Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics with Bit Reduction Technique"
written by S. K. Manikandan, C. Palanisamy,
published by Circuits and Systems, Vol.7 No.9, 2016
has been cited by the following article(s):
  • Google Scholar
  • CrossRef