"Graph Modeling for Static Timing Analysis at Transistor Level in Nano-Scale CMOS Circuits"
written by Abdoul Rjoub, Almotasem Bellah Alajlouni, Hassan Almanasrah,
published by Circuits and Systems, Vol.4 No.2, 2013
has been cited by the following article(s):