"Analysis of 8T SRAM Cell at Various Process Corners at 65 nm Process Technology"
written by Shilpi Birla, Neeraj Kumar Shukla, Kapil Rathi, Rakesh Kumar Singh, Manisha Pattanaik,
published by Circuits and Systems, Vol.2 No.4, 2011
has been cited by the following article(s):
  • Google Scholar
  • CrossRef
[1] A Review on Enhancement of SRAM Memory Cell
2020
[2] CMOS Receiver Design for 802.11 ac Standard Using Offline Calibrated Active Inductor Based Band Pass Filter in 90 nm Technology
2019
[3] Reliability and Uniformity Enhancement in 8T-SRAM based PUFs operating at NTC
ISLPED 2018 Proceedings of the International Symposium on Low Power Electronics and Design, 2018
[4] New High Performance 8T SRAM Cell Using Finfet Technology
2018
[5] Subthreshold FinFET SRAM at 20nm Technology with Improved Stability and Lower Leakage Power
2017
[6] A Novel 8T SRAM Cell using 16 nm FinFET Technology
2017
[7] Study of variability performance of CMOS active inductors
Microsystem Technologies, 2017
[8] A Survey of Design Low Power Static Random Access Memory
International Journal of Current Trends in Engineering & Technology, 2017
[9] 6 GHz RF CMOS Active Inductor Band Pass Filter Design and Process Variation Detection
2014
[10] Capacitance Based Low Power ALU Design and Implementation on 28nm FPGA
B Pandey, J Yadav, D Singh, V Parthiban - ijset.com, 2013
[11] Clock Gated Low Power Memory Implementation on Virtex-6 FPGA
Computational Intelligence and Communication Networks (CICN), 2013 5th International Conference on. IEEE, 2013., 2013
[12] IO Standard Based Green Multiplexer Design and Implementation on FPGA
Computational Intelligence and Communication Networks (CICN), 2013 5th International Conference on. IEEE, 2013., 2013
[13] Low voltage DCI based low power VLSI circuit implementation on FPGA
Information & Communication Technologies (ICT), 2013 IEEE Conference on. IEEE,?, 2013
[14] Drive Strengh and LVCMOS Based Dynamic Power Reduction of ALU on FPGA
International Conference on Information Technology and Science (ICITS 2013), Bali, Indonesia, 2013
[15] IO Standard Based Green Multiplexer Design and Implementation on 40nm FPGA
Conference Paper, 2013
[16] Static noise margin and power dissipation analysis of various SRAM topologies
ProQuest Dissertations Publishing, 2013
[17] Drive strength and LVCMOS based dynamic power reduction of ALU on FPGA
2013
[18] Improve Performance Static Random Access Memory Based on Design PLPSRAM