Dynamic and Leakage Power Estimation in Register Files Using Neural Networks

ISSN Print: 2153-1285
ISSN Online: 2153-1293

Website: https://www.scirp.org/journal/cs
E-mail: cs@scirp.org

Citations h5-index & Ranking

Submission

"Dynamic and Leakage Power Estimation in Register Files Using Neural Networks"
written by Assim A. Sagahyroon, Jamal A. Abdalla,
published by Circuits and Systems, Vol.3 No.2, 2012

has been cited by the following article(s):

[1]	RTL to Transistor Level Power Modelling and Estimation Techniques for FPGA and ASIC: A Survey
	2020

[2]	An Efficient Computer-Aided Design Methodology for FPGA&ASIC High-Level Power Estimation Based on Machine Learning
	2019