Design and Simulation of Improved SOI SiGe Hetero-Junction Bipolar Transistor Architecture with Strain Engineering

HTML  XML Download Download as PDF (Size: 866KB)  PP. 218-228  
DOI: 10.4236/jamp.2020.82017    710 Downloads   1,970 Views  

ABSTRACT

In order to improve the electrical and frequency characteristics of SiGe heterojunction bipolar transistors (HBTs), a novel structure of SOI SiGe heterojunction bipolar transistor is designed in this work. Compared with traditional SOI SiGe HBT, the proposed device structure has smaller window widths of emitter and collector areas. Under the act of additional uniaxial stress induced by Si0.85Ge0.15, all the collector region, base region and emitter region are strained, which is beneficial to improve the performance of SiGe HBTs. Employing the SILVACO TCAD tools, the numerical simulation results show that the maximum current gain βmax, the Earley voltage VA are achieved for 1062 and 186 V, respectively, the product of β and VA, i.e., β ×VA, is 1.975 × 105 V and, the peak cutoff frequency fT is 419 GHz when the Ge component in the base has configured to be a trapezoidal distribution. The proposed SOI SiGe HBT architecture has a 52.9% improvement in cutoff frequency fT compared to the conventional SOI SiGe HBTs.

Share and Cite:

Miao, N. , Liu, P. , Wen, J. , Wei, J. , Zhang, B. , Wang, S. , Zeng, R. , Wang, G. and Zhou, C. (2020) Design and Simulation of Improved SOI SiGe Hetero-Junction Bipolar Transistor Architecture with Strain Engineering. Journal of Applied Mathematics and Physics, 8, 218-228. doi: 10.4236/jamp.2020.82017.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.