Share This Article:

A Comparison Study of Diode-String ESD Clamps for CMOS Input Protection

Full-Text HTML XML Download Download as PDF (Size:872KB) PP. 21-36
DOI: 10.4236/cs.2019.102002    117 Downloads   255 Views
Author(s)

ABSTRACT

Based on 2-D device simulations and mixed-mode transient simulations, DC and transient discharge characteristics of a usual diode string utilizing a standard CMOS process, and a diode string utilizing a triple-well CMOS process, which can serve as an essential VDD-VSS clamp device for CMOS input ESD protection were compared. Transient discharge characteristics including peak voltages developed across gates oxides of transistors in input buffers, lattice heating inside ESD protection devices, and ratios of discharge current components at its peak inside the diode-string clamp were compared. DC standby current levels added per each input pad structure, which are the critical parameters determining usefulness of the devices, were also compared. We showed that the diode-string devices in comparison can serve successfully as a VDD-VSS clamp device for ESD protection by virtue of the dominant pnpn thyristor-related conduction mechanisms. Optimization of design parameters including anode-cathode contact spacing in each diode in the string, device width of the diode string, and number of diodes in the diode string was performed to present transient discharge and DC characteristics of some recommendable design examples, which can serve as a guideline in designing diode-string clamp devices.

Cite this paper

Choi, J. (2019) A Comparison Study of Diode-String ESD Clamps for CMOS Input Protection. Circuits and Systems, 10, 21-36. doi: 10.4236/cs.2019.102002.

Copyright © 2020 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.