Author(s)

S. Balaji¹, S. Ramasamy²

¹Department of ECE, Loyola-ICAM College of Engineering and Technology, Tamilnadu, India.
²Department of ECE, RMK Engineering College, Tamilnadu, India.

In scaled CMOS processes, the single-event effects generate missing output pulses in Delay-Locked Loop (DLL). Due to its effective sequence detection of the missing pulses in the proposed Error Correction Circuit (ECC) and its portability to be applied to any DLL type, the ECC mitigates the impact of single-event effects and completes its operation with less design complexity without any concern about losing the information. The ECC has been implemented in 180 nm CMOS process and measured the accuracy of mitigation on simulations at LETs up to 100 MeV-cm²/mg. The robustness and portability of the mitigation technique are validated through the results obtained by implementing proposed ECC in XilinxArtix 7 FPGA.

Delay-Locked Loop, Single Event Transients, Error Correction Circuit

Balaji, S. and Ramasamy, S. (2016) Error Correction Circuit for Single-Event Hardening of Delay Locked Loops. Circuits and Systems, 7, 2437-2442. doi: 10.4236/cs.2016.79210.