Author(s)

Omnia S. Ahmed, Mohamed F. Abu-Elyazeed, Mohamed B. Abdelhalim, Hassanein H. Amer, Ahmed H. Madian

College of Computing and Information Technology, Arab Academy for Science, Technology & Maritime Transport, Cairo, Egypt.
Electronics Engineering Department, American University in Cairo, Cairo, Egypt.
Faculty of Engineering, Cairo University, Giza, Egypt.
Radiation Engineering Department, Egyptian Atomic Energy Authority, Cairo, Egypt.

In this research, a fast methodology to calculate the exact value of the average dynamic power consumption for CMOS combinational logic circuits is developed. The delay model used is the unit-delay model where all gates have the same propagation delay. The main advantages of this method over other techniques are its accuracy, as it is deterministic and it requires less computational effort compared to exhaustive simulation approaches. The methodology uses the Logic Pictures concept for obtaining the nodes’ toggle rates. The proposed method is applied to well-known circuits and the results are compared to exhaustive simulation and Monte Carlosimulation methods.

Dynamic Power Estimation; Logic Pictures; CMOS Digital Logic Circuits; Toggle Rate; Unit-Delay Model

Ahmed, O. , Abu-Elyazeed, M. , Abdelhalim, M. , Amer, H. and Madian, A. (2013) Logic Picture-Based Dynamic Power Estimation for Unit Gate-Delay Model CMOS Circuits. Circuits and Systems, 4, 276-279. doi: 10.4236/cs.2013.43037.