High Speed Digital Oscillator Implementations Based on Advanced Arithmetic and Architecture Techniques

HTML  Download Download as PDF (Size: 404KB)  PP. 252-263  
DOI: 10.4236/cs.2013.43034    3,887 Downloads   6,152 Views  Citations

ABSTRACT

The advances of digital arithmetic techniques permit computer designers to implement high speed application specific chips. The currently produced digital circuits have demonstrated high performance in terms of several criteria, such as, high clock rate, short input/output delay, small silicon area, and low power dissipation. In this paper, we implement several sinusoidal generation methods to optimize their performance and output using advanced digital arithmetic techniques. In this paper, the implementations of advanced digital oscillator structures with and without pipelining are proposed. The synthesis results of the implementation with pipelining have proven that it is superior to other sinusoidal generation methods in terms of the maximum frequency and signal resolution. Hence, this method is used in the design of the proposed digital oscillator chip.

Share and Cite:

Shatnawi, A. and Shatnawi, M. (2013) High Speed Digital Oscillator Implementations Based on Advanced Arithmetic and Architecture Techniques. Circuits and Systems, 4, 252-263. doi: 10.4236/cs.2013.43034.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.