Design of a CMOS Optical Receiver Front-End Using 0.18 μm Technology

HTML  XML Download Download as PDF (Size: 1813KB)  PP. 46-53  
DOI: 10.4236/wet.2013.41007    5,302 Downloads   8,873 Views  Citations

ABSTRACT

This paper reports design of a CMOS optical receiver front-end using 0.18 μm technology. Design process is current associated with photodiode using trans-impedance amplifier (TIA) for wide bandwidth, high gain, low input referred noise and wide dynamic range. The Automated Gain Control (AGC) voltage is used to provide variable gain for multilevel signals. This design is simulated in 0.18 μm UMC technology for the performance analysis. The best simulation results are reported the maximum TIA gain of 67.26 dB? at 0 V AGC followed by a post amplifier gain of 86.70 dB?. The bandwidth range is 7.03 GHz to 11.5 GHz corresponding to 0 - 3 V AGC respectively. The input referred noise level value is 43.86 pA/√Hz up to 10 GHz frequency. In addition authors have obtained the common mode rejection ratio (CMRR) is 72.42 dB and rectified group delay is 144.48 ps. Verification of the design, reported results are compared with earlier published work and improvements obtained in the present results.

Share and Cite:

A. Shukla, R. Gamad and R. Raikwar, "Design of a CMOS Optical Receiver Front-End Using 0.18 μm Technology," Wireless Engineering and Technology, Vol. 4 No. 1, 2013, pp. 46-53. doi: 10.4236/wet.2013.41007.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.