Article citationsMore>>

Gaur, N. A., Mehra, & Kumar, P. (2018). Enhanced AES Architecture Using Extended Set ALU at 28 nm FPGA. In 5th International Conference on Signal Processing and Integrated Networks (pp. 347-440). The Institute of Electrical and Electronics Engineers.
https://doi.org/10.1109/SPIN.2018.8474090

has been cited by the following article:

Follow SCIRP
Twitter Facebook Linkedin Weibo
Contact us
+1 323-425-8868
customer@scirp.org
WhatsApp +86 18163351462(WhatsApp)
Click here to send a message to me 1655362766
Paper Publishing WeChat
Free SCIRP Newsletters
Copyright © 2006-2024 Scientific Research Publishing Inc. All Rights Reserved.
Top