A Low Phase Noise Ring-VCO Based PLL Using Injection Locking for ZigBee Applications

Fatemeh Talebi, Hassan Ghafoorifard, Samad Sheikhaei, Sajjad Shieh Ali Saleh

Electrical Engineering Department, Amirkabir University of Technology, Tehran, Iran.
School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran.

DOI: 10.4236/cs.2013.43042                

Abstract

A low power low phase noise frequency synthesizer with subharmonic injection locking is proposed for ZigBee applications. The PLL is based on a ring VCO to decrease area and production cost. In order to improve phase noise performance, a high frequency injection signal of which frequency varies with channel number is used. The circuit is designed in TSMC 0.18 μm CMOS technology and simulated in ADS (Advanced Design System). The phase noise at 3.5 and 10 MHz offsets is -116 and -118 dBc/Hz, respectively, and total circuit consumes 2.2 mA current.

Keywords

ZigBee; Frequency Synthesizer; Phased Locked Loop; Injection Locking Technique

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1]	R. Srinivasan, “Design and Implementation of a Frequency Synthesizer for an IEEE802.15.4/Zigbee Transceiver,” MSc Thesis, Submitted to the Office of Graduate Studies of Texas A&M University, College Station, 2006.
[2]	S. Y. Lee, S. Amakawa, N. Ishihara and K. Masu, “LowPhase-Noise Wide-Frequency-Range Ring-VCO-Based Scalable PLL with Subharmonic Injection Locking in 0.18 μm CMOS,” 2010 IEEE MTT-S International Microwave Symposium Digest (MTT), Anaheim, 23-28 May 2010, pp. 1178-1181.
[3]	S.-Y. Lee, H. Ito, S. Amakawa, S. Tanoi, N. Ishihara and K. Masu, “1.2 17.6 GHz Ring-Oscillator-Based PhaseLocked Loop with Injection Locking in 65 nm Complementary Metal Oxide Semiconductor,” Japanese Journal of Applied Physics, Vol. 51, No. 2, 2012, Article ID: 02BE03(7).
[4]	R. Adler, “A Study of Locking Phenomena in Oscillators,” Proceedings of IEEE, Vol. 61, No. 10, 1973, pp. 1380-1385. doi:10.1109/PROC.1973.9292
[5]	B. Razavi, “A Study of Injection Locking and Pulling in Oscillators,” IEEE Journal of Solid State Circuits, Vol. 39, No. 9, 2004, pp. 1415-1424. doi:10.1109/JSSC.2004.831608
[6]	X. Zhang, X. Zhou and S. Daryoush, “A Theoretical and Experimental Study of the Noise Behavior of Subharmonically Injection Locked Local Oscillators,” IEEE Transactions on Microwave Theory and Techniques, Vol. 40, No. 5, 1992, pp. 895-902. doi:10.1109/22.137395
[7]	J. Lee, H. Wang, W.-T. Chen and Y.-P. Lee, “Subharmonically Injection-Locked PLLs for Ultra-Low-Noise Clock Generation,” IEEE International Solid-State Circuits Conference—Digest of Technical Papers, San Francisco, 8-12 February 2009, pp. 92-93.
[8]	C.-F. Liang and K.-J. Hsiao, “An Injection-Locked Ring PLL with Self-Aligned Injection Window,” 2011 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, 20-24 February 2011, pp. 90-92.
[9]	J. Lee and H. Wang, “Study of Subharmonically Injection-Locked PLLs,” IEEE Journal of Solid-State Circuits, Vol. 44, No. 5, 2009, pp. 1539-1553. doi:10.1109/JSSC.2009.2016701
[10]	S. Ye, L. Jansson and I. Galton, “A Multiple-Crystal Interface PLL with VCO Realignment to Reduce Phase Noise,” IEEE Journal of Solid-State Circuits, Vol. 37, No. 12, 2002, pp. 1795-1803. doi:10.1109/JSSC.2002.804339
[11]	B. Razavi, “RF Microelectronics,” 2nd Edition, Prentice Hall Communications Engineering and Emerging Technologies Series, 2012.
[12]	S. Y. Lee, S. Amakawa, N. Ishihara and K. Masu, “HighFrequency Half-Integral Subharmonic Locked Ring-VCOBased Scalable PLL in 90 nm CMOS,” 2010 Asia-Pacific Microwave Conference Proceedings (APMC), Yokohama, 7-10 December 2010, pp. 586-589.
[13]	S. Y. Lee, S. Amakawa, N. Ishihara and K. Masu, “LowPhase-Noise Wide-Frequency-Range Differential RingVCO with Non-Integral Subharmonic Locking in 0.18 μm CMOS,” Proceedings of the 5th European Microwave Integrated Circuits Conference, Paris, 27-28 September 2010, pp. 464-467.
[14]	C. Li and J. Lin, “A 1 9 GHz Linear-Wide-TuningRange Quadrature Ring Oscillator in 130 nm CMOS for Non-Contact Vital Sign Radar Application,” IEEE Microwave and Wireless Components Letters, Vol. 20, No. 1, 2010, pp. 34-36. doi:10.1109/LMWC.2009.2035961
[15]	J. Lan, Y. Wang, L. Liu and R. Li, “A Nonlinear Phase Frequency Detector with Zero Blind Zone for FastLocking Phase-Locked Loops,” 2010 International Conference on Anti-Counterfeiting Security and Identification in Communication (ASID), Chengdu, 18-20 July 2010, pp. 41-44.
[16]	A. Sahafi, J. Sobhi, M. Sahafi and O. Farhanieh, “An Ultra Low Power Frequency Divider for 2.4 GHz Zigbee Frequency Synthesizer,” 2011 7th International Conference on Electrical and Electronics Engineering (ELECO), Bursa, 1-4 December 2011, pp. 214-216.
[17]	Y. B. Choi and X. Yuan, “A 3.5-mW 2.45-GHz Frequency Synthesizer in 0.18 μm CMOS,” IEEE International Symposium on Radio-Frequency Integration Technology, 9 January-11 December 2009, pp. 187-190.
[18]	Z. Li, Y. Jiang, H. Shu and N. Hou, “A 5-GHz Frequency Synthesizer with AFC for Low IF ZigBee Transceiver Applications,” 2011 IEEE 9th International New Circuits and Systems Conference (NEWCAS), Bordeaux, 26-29 June 2011, pp. 530-533.
[19]	D. Mandal and T. K. Bhattacharyya, “7.95 mW 2.4GHz Fully-Integrated CMOS Integer N Frequency Synthesizer,” 20th International Conference on VLSI Design, Bangalore, 6-10 January 2007, pp. 156-164.