[1]
|
R. D. Bespalko, “Transimpedance Amplifier Design Using 0.18 μm CMOS Technology,” Queen’s University Kingston, Ontario, 2007.
|
[2]
|
R. Y. Chen, T. S. Hung and C. Y. Hung, “A CMOS Infrared Wireless Optical Receiver Front-End with a Variable-Gain Fully-Differential Transimpedance Amplifier,” IEEE Transactions on Consumer Electronics, Vol. 51, No. 2, 2005, pp. 424-429. doi:10.1109/TCE.2005.1467982
|
[3]
|
S. Hranilovic and D. A. Johns, “A Multilevel Modulation Scheme for High-Speed Wireless Infrared Communications,” Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 6, 1999, pp. 338-341.
|
[4]
|
D. Guckenberger, J. Schaub and K. Komegay, “A DC Coupled Low-Power Transimpedance Amplifier Architecture for Gb/s Communication System Applications,” Design of Radio Frequency Integrated Circuit (RFIC) Symposium, June 2004, pp. 515-518.
|
[5]
|
B. Razavi, “Design of Integrated Circuits for Optical Communications,” McGraw Hill, Boston, 2003.
|
[6]
|
C. Ciofietal, “A New-Circuit Topology for the Realization of Very Low-Noise Wide-Bandwidth Trans-Impedance Amplifier,” IEEE Transactions on Instrument and Measurement, Vol. 56, No. 5, 2007 pp. 1626-1631.
|
[7]
|
A. S. Sedra and K. C. Smith, “Microelectronic Circuits,” 4th Edition, Oxford University Press, New York, 1998.
|
[8]
|
A. Phillip and D. R. Holberg, “CMOS Analog Circuit Design,” 2nd Edition, Oxford University Press, New York, 2003.
|
[9]
|
F. T. Chien and Y. J. Chan, “Bandwidth Enhancement of Transimpedance Amplifier by a Capacitive Peaking Design,” IEEE Journal of Solid State Circuits, Vol. 34, 1999, pp. 1167-1170.
|
[10]
|
S. M. Park and H.-J. Yoo, “1.25-Gb/s Regulated Cascade CMOS Transimpedance Amplifier for Gigabit Ethernet Applications,” IEEE Journal of Solid State Circuits, Vol. 39, No. 1, 2004, pp. 112-121.
doi:10.1109/JSSC.2003.820884
|