A Modified Approach for CMOS Auto-Zeroed Offset-Stabilized Opamp

HTML  Download Download as PDF (Size: 608KB)  PP. 193-201  
DOI: 10.4236/cs.2013.42026    7,401 Downloads   13,082 Views  Citations

ABSTRACT

In this paper, a very low-offset continuous time amplifier has been presented. It has the fully differential structure and uses an Auto-zeroed offset stabilization technique. This structure consists of two phases in which the offset value is sampled in the first phase and then subtracted from the signal in the second phase. In order to maintain the continuous time topology, the amplifier uses two paths called main-path and sub-path where the main-path is never disconnected from the signal path and as a result the structure will be continuous time. The amplifier is designed to have a total amount of power dissipation about 3 mW in the standard 0.35 μm CMOS process. Furthermore, the proposed Opamp has an offset value lower than 1 μV at a 2.5 kHz Auto-zeroing frequency, unity gain frequency of 6.14 MHz and phase margin of 78.6° with 50 pF loads.

Share and Cite:

A. Taghizadeh, Z. Koozehkanani and J. Sobhi, "A Modified Approach for CMOS Auto-Zeroed Offset-Stabilized Opamp," Circuits and Systems, Vol. 4 No. 2, 2013, pp. 193-201. doi: 10.4236/cs.2013.42026.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.