Design of DC-DC Converter for Flash Memory IPs - Engineering

ENG > Vol.5 No.1, January 2013

Design of DC-DC Converter for Flash Memory IPs ()

HTML

Download as PDF (Size: 345KB) PP. 142-145

DOI: 10.4236/eng.2013.51B026 6,308 Downloads 8,243 Views Citations

Author(s)

Li-yan Jin, Woo-Young Jung, Ji-Hye Jang, Min-Sung Kim, Myeong-Seok Kim, Heon Park, Pan-Bong Ha, Young-Hee Kim

Affiliation(s)

Department of electronic engineering, Chanwon National University, Changwon , South Korea.

ABSTRACT

A DC-DC converter for flash memory IPs performing erasing by the FN (Fowler-Nordheim) tunneling and programming by the CHEI (channel hot electron injection) is designed in this paper. For the DC-DC converter for flash memory IPs using a dual voltage of VDD (=1.5V±0.15V)/VRD (=3.1V±0.1V), a scheme of using VRD (Read Voltage) instead of VDD is proposed to reduce the pumping stages and pumping capacitances of its charge pump circuit. VRD (=3.1V±0.1V) is a regulated voltage by a voltage regulator with an external voltage of 5V, which is used as the WL activation voltage in the read mode and an input voltage of the charge pump. The designed DC-DC converter outputs positive voltages of VP6V (=6V), VP8V (=8V) and VP9V(=9V); and a negative voltage of VM8V (=-8V) in the write mode.

KEYWORDS

Flash memory; CHCI, DC-DC converter, charge pump, low-voltage

Share and Cite:

L. Jin, W. Jung, J. Jang, M. Kim, M. Kim, H. Park, P. Ha and Y. Kim, "Design of DC-DC Converter for Flash Memory IPs," Engineering, Vol. 5 No. 1B, 2013, pp. 142-145. doi: 10.4236/eng.2013.51B026.

Journals Menu

Follow SCIRP

	+1 323-425-8868
	customer@scirp.org
	+86 18163351462(WhatsApp)
	1655362766

	Paper Publishing WeChat

Journals Menu

Home

About SCIRP

Service

Policies